CE1901 LABORATORY PROJECT

SUMMARY

Addition is the fundamental arithmetic operation. Addition of binary numbers A and B relies on a basic component called a full-adder. The full-adder adds one column of A and B to produce a sum bit and a carry bit. An n-bit adder is implemented using n full-adder components.

Addition algorithms differ by how they generate the carry bits. The simplest scheme directly matches the paper and pencil approach. This scheme ripples the carry from one column to the next. Unfortunately, this ripple-carry adder (RCA) is slow because carry energy must ripple through all n stages of the number. Thus, the time complexity of this algorithm is linear. We say that the time complexity is "order n" or "big-O n" and write the complexity in mathematical symbols as O(n).

Carry look-ahead addition, on the other hand, uses algebra to expand the iterative carry equations to equations that only depend on C0, the carry that arrives with A and B at the adder inputs. These expanded logic equations use AND and OR gates to calculate all carries simultaneously and remove the ripple dependency. Thus, the time complexity of a carry look-ahead adder (CLA) is constant provided gates can have any number of inputs. This is written in big-O notation as O(1). This constant time algorithm is not dependent on the number of bits. It sacrifices semiconductor space for speed.

Carry-select adders compromise by using ripple carry-adders to save on gate space. Consider an 8-bit carry-select adder. The lower nibble is added using one ripple-carry. Due to the gate delays of the full adder, the carry into column four (C4) will be stable after four full-adder delays. The upper nibble does not wait for this carry to arrive. Rather, two full adders add both possible results. One full adder adds the upper nibble assuming that C4 will be 0 and the other adds the upper nibble assuming that C4 will be 1. Both results wire to a bus multiplexer. When C4 arrives, C4 energizes the select signal of the bus multiplexer to pass the correct upper nibble as the output. This technique breaks the linearity of ripple carry addition because the upper nibble does not wait. Complexity analysis for n-bit carry-select adders gives O($\sqrt{n}$).

Many other addition algorithms exist. All algorithms support subtraction by using XOR gates to pass $\bar{B}$ to each full adder when C0 = 1. This results in –B presented as the second input.

This laboratory exercises focuses on carry look-ahead addition.

CE1901 LABORATORY PROJECT

PRELABORATORY EXERCISES

1. **Create** a new Quartus project called CLA4.
   a. **Use** File → New Project Wizard
   b. **Name** the project **cla4**.
   c. This will be the only project you create.
   d. All design files will be stored in the same project.
2. **Create** a schematic full adder component.
   a. **Use** File → New → Block Diagram/Schematic File.
   b. **Add and connect** the inputs, outputs, and gates for the full adder component. **Use** the functional block symbol and truth-table to guide your K-map work.

FUNCTIONAL BLOCK SYMBOL	INPUTS			OUTPUTS	
	A	B	CIN	COUT	S
					

   c. **Save** your file as **fa.bdf.**
   d. **Use** File → Create/Update → Create Symbol Files for Current File. This will create a functional block symbol in your project folder for the full adder component you have just built.
3. **Create** a 4-bit carry look-ahead circuit in the same project.
   a. **Use** File → New → Block Diagram/Schematic File.
   b. This circuit implements the carry look-ahead equations C1, C2, C3, and C4 using AND and OR gates.
   c. Large circuits with many wires are difficult to draw neatly. Most CAD tools provide an alternative called **name association**. In name association, any signal with the same name is connected. Signals can be named by highlighting them and typing the name. Figure 1 shows the start of the CLC4 component with name association used as the wiring technique.
   d. **NOTE:** the Quartus AND5 and OR5 components are broken. **Use** an AND6 with the unused input connected to VCC. **Use** an OR6 with the unused input connected to GND.

CE1901 LABORATORY PROJECT



Figure 1: Name Association Used to Speed Creation of the CLC4 circuit

e. **Save** your file as **clc4.bdf**.
f. **Use** File → Create/Update → Create Symbol Files for Current File. This will create a functional block symbol in your project folder for the full adder component you have just built. Did you know that you can edit a symbol if you don't like its placement of pins? Right-click it in the schematic editor and choose edit symbol to rearrange pins.

4. **Create** a schematic 4-bit carry look-ahead adder in the same project.
   a. **Use** File → New → Block Diagram/Schematic File.
   b. **Add and connect** inputs, outputs, the CLC4 circuit, and four full adder components. Your components will be available when you double-click the canvas to place a part. They will be available in the "Project" library of the part selection tool.
   c. **Use** the block diagram in Figure 2 to guide your work.
   d. **Save** your file as **cla4.bdf**.
   e. CLA4 is the top-level entity. If you did not name your project cla4 then you will have to set cla4.bdf as the top-level design file. **Use** Project → Set as Top-Level Entity.

CE1901 LABORATORY PROJECT



Figure 2: A 4-bit carry look-ahead adder circuit

5. **Simulate** your design in Quartus.
    a. **Use** File → New → University Program VWF.
    b. **Insert** all inputs and outputs.
    c. **Group** A3, A2, A1, A0, B3, B2, B1, and B0 into unsigned decimal busses called A and B.
    d. **Place** 16 random values on A and B using the Random Values toolbar icon.
    e. **Select** a region of time on C0 and then use the logic-1 toolbar icon to force carry into FA0.
    f. **Run** functional simulation to verify operation.
    g. **Use** Figure 3 as a guide for what a good simulation would look like.



Figure 3: A CLA4 simulation

6. **Assign** DE10-Lite I/O slider switches and LEDs to design inputs and outputs as shown in Table 1.

Table 1: Pin Assignments

INPUT	DE10	INPUT	DE10	INPUT	DE10	OUTPUT	DE10	OUTPUT	DE10
A3	SW7	B3	SW3	C0	SW9	S3	LEDR3	C4	LEDR9
A2	SW6	B2	SW2			S2	LEDR2		
A1	SW5	B1	SW1			S1	LEDR1		
A0	SW4	B0	SW0			S0	LEDR0		

7. **Compile** and **download** to the DE10.
8. **Test** your design by completing this test table on paper first and then comparing against the DE10 results.

INPUTS				OUTPUTS		
A	B	C0	BEHAVIOR	C4		SUM
3	4	0	3 + 4			
3	4	1				
0	1	1				
6	5	1				
11	4	1				
12	13	0				
9	8	1				
2	14	1				
5	11	0				
12	12	1				

DEMONSTRATION AND SUBMISSION

1. **Demonstrate** completed work to the instructor during the lab period.
2. **Submit** laboratory documentation through your instructor's preferred submission method.